

SANYO Semiconductors DATA SHEET

LV24030LP FM Tuner IC for Small Portable Equipment

Overview

The LV24030LP is FM tuner IC's that requires absolutely no external components for tuning.

They incorporates not only the FM tuner functions as well in a compact VQLP package with dimensions of only $4.0 \times 4.0 \times 0.8$ mm.

These IC's are simply ideal for incorporating FM tuner functions into mobile phones and other small mobile set where space is always at a premium.

Functions

- FM FE
- FM IF
- MPX stereo decoder
- Tuning
- Standby

Features

- No external components
- No alignments necessary
- Fully integrated low IF (140kHz) selectivity and demodulation
- Built in adjacent channel interface total reduction (no 114kHz, no 190kHz)
- Due to new tuning concept, the tuning is independent of the channel spacing
- Very high sensitivity due to integrated low noise RF input amplifier
- Very low power standby mode. No power switch circuitry required
- MPX output for RDS application
- 3-wire bus interface (Date, Clock, NR-W)
- Digital AFC-Tuner locks to frequency after tuning sequence
- 4 level programmable Soft Mute
- 4 level Programmable Stereo Blend

Continued on next page.

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

Continued from preceding page.

- In combination with the host, fast, low power operation of present mode, manual search, automatic search and automatic present store are possible
- Covers all Japanese, European and US bands
- Built in voltage stabilizer
- Stereo pilot signal Canceller

Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max	Analog block supply voltage	5.0	V
	V _{DD} max	Digital block supply voltage	4.5	V
Digital input voltage	V _{IN} 1 max	Clock, Data, NR_W	V _{DD} +0.3	V
	V _{IN} 2 max	External_clk_in	V _{DD} +0.3	V
Allowable power dissipation	Pd max	Ta≤70°C, Mounted on a specified board *	140	mW
Operating temperature	Topr		-20 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

Note: Mounted on a specified board: 40mm×50mm×0.8mm, glass epoxy

Operating Condition at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	VCC	Analog block supply voltage		V
	V _{DD}	Digital block supply voltage	3.0	V
Operating supply voltage range	V _{CC} op		2.6 to 4.0	V
	V _{DD} op		2.5 to 4.0	V
	V _{IO} op	Interface voltage	1.8 to 4.0	V

Note: The V_{IO} application voltage must be either equivalent to V_{DD} or the V_{DD} value or less. ($V_{IO} \le V_{DD}$)

Interface Block Allowable Operation Range at Ta = -20 to $+70^{\circ}C$, $V_{SS} = 0V$

Doromotor	Cumph of	Sumbal Canditiona		Ratings			
Parameter	Symbol Conditions		min	typ	max	Unit	
Supply voltage	V _{DD}		2.5		4.0	V	
Digital block input	VIH	High level input voltage range	0.7V _{IO}		VIO	V	
(including the external clock)	VIL	Low level input voltage range	0		0.6	V	
Digital block output	IOL	Output current at Low level	2.0			mA	
	VOL	Output voltage at Low level IOL=2mA			0.6	V	
Clock input operating frequency	fclk	(Pin5) clock frequency for 3wire_bus			0.7	MHz	
External clock operating frequency	fclk_ext	(Pin12) clock frequency for external input 32k 20M		20M	Hz		

Note: External clock input (pin12) allows also input of the sine wave signal.

Operating Characteristics at Ta=25°C, V_{CC}=3.0V, V_{DD}=3.0V, Soft Mute/Soft Stereo=off, with the specified test circuit.


Output level setting is for the maximum output setting by setting Bit 4 and Bit 5 (Audio output level bits) of Address 04h of the control register map to "1" respectively. In other cases, the IF_BW set Bit value is when the value has been set to 65% of the IF_OSC set Bit value.

(Register setting for IF_OSC set =140kHz and IF_BW=140kHz*0.65)


Parameter	Symbol	Symbol Conditions		Ratings		
Falameter			min	typ	max	Unit
Current drain (in operation)	ICCA	Measurement at pin 13 with $60dB\mu$ input in the analog block, Monaural input		12	17	mA
	ICCD	Measurement at pins 3 and 4 with 60dB μ input in the digital block		0.3	0.8	ma
Current drain (in standby)	ICCA	Measurement at pin 13 in the standby mode of the analog block		3	30	
	ICCD	Measurement at pins 3 and 4 in the standby mode of the digital block.		3	30	μA
FM receive band	F_range	When mounted to PCB with SANYO recommended conditions	76		108	MHz
FM receiving characteristics MONO						
: fc=80MHz, fm=1kHz, 22.5kHz dev. Note th	nat Soft_stereo, Sof					
3dB sensitivity	-3dB LS	60dBμV, 22.5kHz dev. output standard, -3dB input.		5	17	dBμV EMF
Practical sensitivity 1	QS1	Input level with S/N=30dB De-emphasis=75µs SG open display		8	16	dBμV
Practical sensitivity 2 (Reference)	QS2	Input level with S/N=26dB De-emphasis=75µs, SG terminal display		1.1		μV
Demodulator output	Vo	60dBμV, pin 18, pin 19 output	80	110	160	mV
Channel balance	СВ	60dBμV, pin 18 / pin 19 output	-2	0	2	dB
Signal-to-noise ratio	S/N	60dBμV, pin 18, pin 19 output	48	58		dB
Total harmonic distortion 1 (MONO)	THD1	60dBμV, pin 18, pin 19 output, 22.5kH dev.		0.4	1.5	%
Total harmonic distortion 2 (MONO)	THD2	60dBμV, pin 18, pin 19 output, 75kH dev.		1.3	3.0	%
Field intensity display level	FS	Input level at which FS1 changes to FS2, Reg04_bit3=0	3	10	20	dBμ
Mute attenuation	Mute-Att	60dBμV, pin 18, pin 19 output	60	70		dB
FM receive characteristic STEREO chara : fc=80MHz, fm=1kHz, V _{IN} =60dBµV, Pilot=		•		-		
Separation	SEP	L-mod, Pin19, pin18 output L+R signals =30%(22.5kHz dev.)	20	35		dB
Total harmonic distortion (Main)	THD-ST	Main-mod (for L+R input), Pin19, pin18 output IHF_BPF, L+R=30%(22.5kHz dev.)		0.6	1.8	%

Package Dimensions

unit : mm (typ) 3347




Block Diagram and Pin Assigment



Pin Discription

Pin	Name	Description	Remarks	DC_bias
1	FM-ANT1	Antenna input FM signal input point		1V
2	FM-ANT2	Antenna GND Connect to GND with capacitor		1V
3	VI/O	Digital interface supply voltage	Connect to power supply	
4	V _{DD}	Digital supply voltage	Connect to power supply	
5	CLOCK	Digital interface Clock	Control pin	
6	DATA	Digital interface DATA	Control pin	
7	NR_W	Digital interface Read/Write	Control pin	
8	Package-GND	GND for package-shield	Connect to GND	
9	Package-GND	GND for package-shield	Connect to GND	
10	Package-GND	GND for package-shield	Connect to GND	
11	Package-GND	GND for package-shield	Connect to GND	
12	Ext_CLK_IN	Reference clock-source input	Control pin	
		for measurement	Connect to GND if not used	
13	V _{CC}	Analog supply voltage	Connect to power supply	
14	NC		Open	
15	Vstabi.	Stabilizer voltage	Open	2.5V
16	AFC	AFC control bias	Put capacitor between 16 pin and GND	1.1
			Otherwise, open if not used	
17	MPX	MPX-signal output	Open	2.3V
18	LINE-OUT-R	Radio Rch Line-output	Output pin	1V
19	LINE-OUT-L	Radio Lch Line-output	Output pin	1V
20	Package-GND	GND for package-shield	Connect to GND	
21	Package-GND	GND for package-shield	Connect to GND	
22	Package-GND	GND for package-shield	Connect to GND	
23	Package-GND	GND for package-shield	Connect to GND	
24	GND	GND (Analog and Digital GND)	Connect to GND	




The PCB mounting conditions which cover FM receiving frequency range 76MHz to 108MHz


LV24030LP has an inductor for local oscillator on the package bottom side.

In order to cover the receiving frequency range of 76MHz to 108MHz, provide the GND layer to the first layer of Side A of PCB that is directly under the package bottom side, as shown in the figure.


Printed circuit board



PCB layout recommendations



IC substrate LV24030LP



Recommended GND layer for PCB substrate directly under IC

With this SPL, the receiving frequency is measured under the following conditions:

The X-value can be set freely between Min=2.4mm and Max=3.0mm with reference to IC.


(The X-value for SANYO Demo Board is 2.8mm.)

The Y-value can be set freely between Min=2.0mm and Max=3.0mm with reference to IC. (The Y-value for SANYO Demo Board is 2.6mm.)

Avoid providing another wiring within 0.4mm of bottom layer of PCB_GND as much as possible.


Serial Data Timing

Write timing



Sumbol	Con divisor		1.1		
Symbol	Conditions	min	typ	max	Unit
tW	Delay from command to data	750			ns
^t DL	Delay from data stable to data latch time	750			ns
tHD	Data Hold time	750			ns
^t CH	Clock High-level time	750			ns
^t CL	Clock Low-level time	750			ns

Read timing



Symbol	Conditions		11-34		
	Conditions	min	typ	max	Unit
t _W	Delay from command to 1 st data bit	350			ns
^t SU	Data Setup time			350	ns
т _{НD}	Data hold time			350	ns

• External clock timing (Pin 31)



Symbol	Conditions		11-3		
	Conditions	min	typ	max	Unit
^t CH	Clock High-level time	35			ns
^t CL	Clock Low-level time	35			ns

Digital Interface Specification (reference)

• 3-wire bus (For communication line)

Access to the LV24030 is done through the 3-wire bus.

CLOCK	Clock
NR_W	Write/read control
DATA	Data is written into LC24030 when the bidirectional communication line NR_W is H and is read from LV24030 when NR_W is L.

LV24030 has a function to notify occurrence of interruption by means of change in the DATA line. If interruption is to be made, it is essential that the controller supports interruption by change of the DATA line.

When the timing necessary for frequency measurement cannot be generated from the controller, it is necessary to input the external clock (oscillator or 32kHz crystal) to the CLK_IN pin of LV24030.

• Register map

Address	Register name	Access	Operation
00h	CHIP_ID	R	Chip identification
01h	NA	-	
02h	CNT_L	R	Counter value low byte
03h	FM_OSC	W	DAC control for FM-RF oscillator
04h	AUDIO_CTRL	W	Audio Control
05h	MSRC_SEL	W	Measure source select
06h	CTRL_STAT	R	Control status
07h	RADIO_STAT	R	Radio station status
08h	STEREO_CTRL	W	Stereo Control
09h	FM_CAP	W	RM-RF CAP bank DAC setting
0Ah	PW_SCTRL	W	Power and soft control
0Bh	SD_OSC	W	DAC control for stereo decoder oscillator
0Ch	CNT_CTRL	W	Counter control
0Dh	CNT_STAT	R	Control status
0Eh	IF_OSC	W	DAC control for IF oscillator
0Fh	IF_BW	W	IF Bandwidth
10h	RADIO_CTRL1	W	Radio control 1
11h	CNT_H	R	Counter value high byte

Registers with blank colum are not defined and should not be accessed.

Register Description (For each resister content)

Register 00h-CHIP_ID-Chip Identify Register (Read only)

7	6	5	4	3	2	1	0	
ID[7:0]								
Bit 7-0:	ID[7:0]: 8-bit ch	hip ID						
LV24030:02h								

Register 02h-CNT_L-Counter Value Low Register (Read-only)

7	6	5	4	3	2	1	0		
	CNT_LSB[7:0]								
Bit 7-0:	Bit 7-0: CNT_LSB[7:0]: Lower 8-bit value of the 16 bit counter								

Register 03h-FM_OSC-FM RF Oscillator Register (Write-only)

7	6	5	4	3	2	1	0
			FMOS	SC[7:0]			
Bit 7-0:	FMOSC[7:0]: [AC value to contro	I the FM RF oscillat	or (fine step)			

Register 04*h* – *AUDIO_CTRL* – *Audio Control Register* (*Write-only*)

7	6	5	4	3	2	1	0
Res	erved	nVOL1	nVOL0	Reserved	DEEMP	AMUTE_L	SE_FM
Bit 7-6:	Reserved: Fixe	ed at 0					
Bit 5-4:	nVOL[1:0]: Au	dio output level					
	11b = Maxin	num output level					
	10b = Outpu	it level 3					
	01b = Outpu	it level 2					
	00b = Minim	ium output level					
Bit 3:	SF5dB						
	0 = No FS ir	ncrease by 5dB					
	1 = FS+5dB						
Bit 2:	DEEMP: De-en	nphasis bit					
	0 = De-emp	hasis 50µs					
	1 = De-emp	hasis 70µs					
Bit 1:	AMUTE_L: Aud	dio mute bit					
	0 = Mute						
	1 = Mute ca	ncelled					
Bit 0:	SE_FM: FM rad	dio select					
	0 = FM radio	o disabled					
	1 = FM radio	o enabled					

7	6	5	4	3	2	1	0
MSR_O	AFC_LVL	DIR_AFC	RST_AFC	MSS_AFCS	MSS_SD	MSS_RF16	MSS_IF
Bit 7	MSR_O: Outpu	uts VCO of IF,SD, a	nd RF frequencies	to the data pin (for te	sting)		
	0 = No outp	ut					
	1 = Output (for testing)					
Bit 6	AFC_LVL: AFC	C trigger level					
	0 = AFC is a	always active					
	1 = AFC is 0	only active when fie	ld strength is above	e 20dBμV			
Bit 5	DIR_AFC: AFC	C operation direction	ו				
	0 = AFC rev	verse operation (for	testing)				
	1 = AFC no	rmal operation					
Bit 4	RST_AFC: AF	C reset					
	0 = Normal	operation					
	1 = Resets	AFC to the center o	f control range				
Bit 3	-	etects the AFC star	tus by the data line				
		tus read disabled					
		tus read enabled					
		set to "1" and with	$MSR_O = 1$, the sta	ate outside the AFC o	control range can b	e detected from the c	change of the
	DATA line.						
				, the DATA line chang	ges from L to H.		
Bit 2		eo decoder oscillato					
		stereo decoder osc					
		stereo decoder osci		t			
Bit 1	-	F/16 measurement					
		scillator measurem					
		scillator measurem					
Bit O	-	cillator measuremen					
		IF oscillator measu					
		IF oscillator measur	ement				
	at only one of MSS_ F frequency is divide						

Register 06h-CTRL_STAT-Control Status Register (Read-only)

7	6	5	4	3	2	1	0
REV3	REV2	REV1	REV0	AFC_UP	AFC_DN	COV_FLG	AFC_FLG
Bit 7-4	REV[3:0]: 0Fh						•
Bit 3	AFC_UP: AFC	adjustment up-dire	ction				
	0 = Center v	alue					
	1 = RF frequ	uency adjusted in th	e up-direction				
Bit 2	AFC_DN: AFC	adjustment down-o	lirection				
	0 = Center v	alue					
	1 = RF frequ	uency adjusted in th	e down-direction				
Bit 1	COV_FLG: Co	unter overflow flag					
	0 = No over	flow					
	1= Counter	overflow					
Bit 0	AFC_FLG: AFC	C out of range bit					
	0 =AFC is w	ithin control range					
	1 =AFC is o	ut of control range					
Note: COV FLC	G is cleared when CL	R CNT1 bit of CNT	CTRL register is s	et to "1."			

7	6	5	4	3	2	1	0
RSS_MS				RSS_FS			
Bit 7	RSS_MS: mon	o/stereo determinat	ion				
	0 = mono						
	1 = stereo						
Bit 6-0	RSS_FS[6:0]:	Field Strength bit					
	1111111b =	Field Strength<100	lBμV				
	0111111b =	Field Strength 10 t	o 20dBµV				
	0011111b =	Field Strength 20 t	o 30dBµV				
	0001111b =	Field Strength 30 t	o 40dBμV				
	0000111b =	Field Strength 40 t	o 50dBμV				
	0000011b =	Field Strength 50 t	o 60dBμV				
	000001h -	Field Strength>700	NBV				

Register 08h-STEREO_CTRL-Stereo Control Register (Write-only)

7	6	5	4	3	2	1	0
PICMPS	SD_PM	ST_M	FRCST	IF_PM_L	DCFB_SPD	DCFB_OFF	AGCSP
Bit 7	PICMPS: Pilot	compensation					
	0 = Disable						
	1 = Enable						
Bit 6	SD_PM: Stered	Decorder PLL Mu	te				
	0 = PLL ON	(for normal operati	on)				
	1 = PLL OFF	F (for measuremen	t, etc.)				
Bit 5	ST_M: mono/st	tereo changeover					
	0 = Stereo						
	1 = mono						
Bit 4	FRCST: Forced	d stereo					
	0 = Normal						
	1 = Forced s	stereo (for testing)					
Bit 3	IF_PM_L:IF PL	L Mute					
	0 = PLL OFF	F (for measuremen	t)				
	1 = PLL ON	(for normal operati	on)				
Bit 2	DCFB_SPD: D	C feedback speed					
		speed (for normal o	peration)				
	1 = High spe	eed (for testing)					
Bit 1	DCFB_OFF: D	C Feedback contro	I				
	Fixed at 0						
Bit 0	AGCSP: AGC :	speed control					
	0 = Normal s	•					
	1 = High spe						
Note: With this b	it ON, rise of the Fie	ld strength become	s faster.				

Register 09h-FM_CAP-FM RF Capacitor Bank Register (Write-only)

0			10				
7	6	5	4	3	2	1	0
			FMCA	AP[7:0]			
Bit 7-0	FMCAP[7:0]: F	M RF frequency CA	AP bank (rough adju	ustment)			

7	6	5	4	3	2	1	0
	SS_CTRL			SM_CTRL		EXTCLK	PW_RAD
Bit 7-5	SS_CTRL: Sof	t stereo control					
	000b = Soft	stereo level 3					
	001b = Soft	stereo off					
	010b = Soft	stereo level 1					
	100b = Soft	stereo level 2					
Bit 4-2	SM_CTRL: So	ft mute control					
	000b = Soft	mute level 3					
	001b = Soft	mute off					
	010b = Soft	mute level 1					
	100b = Soft	mute level 2					
Bit 1	EXTCLK: Exte	rnal clock type					
	0 = Crystal						
	1 = Oscillato	or					
Bit 0	PW_RAD: Rac	lio power					
	0 = Radio C)FF					
	1 = Radio C	N					

Register 0Bh-SD_OSC-Stereo Decoder Oscillator Register (Write-only)

7	6	5	4	3	2	1	0
			SDOS	SC[7:0]			
Bit 7-0	SDOSC[7:0]: S	itereo Decoder osci	llator DAC				

Register 0Ch-CNT_CTRL-Counters Control Register (Write-only)

7	6	5	4	3	2	1	0
CNT1_CLR	CTAB2	CTAB1	CTAB0	SWP_CNT_L	CNT_EN	CNT_SEL	CNT_SET
Bit 7	CNT1_CLR: C	lears the counter1				•	•
	0 = Normal	mode					
	1 = Clears t	he counter1					
Bit 6-4	CTAB[2:0]: Se	ets the counter2 TAE	8 value				
	000b Stop	p after 2 counts					
	001b Stop	p after 8 counts					
	010b Stop	p after 32 counts					
	011b Stop	p after 128 counts					
	100b Stop	p after 512 counts					
	101b Stop	p after 2048 counts					
	110b Stop	p after 8192 counts					
	111b Stop	p after 32768 counts	3				
Bit 3	SWP_CNT: Co	ounter swap control	(0 for swap)				
	0 = Clock so	ource 1 to counter 2	, clock source 2 to	counter 1 (swapping))		
	1 = Clock so	ource 1 to counter 1	, clock source 2 to	counter 2 (no swap)			
Bit 2	CNT_EN: Cour	nt start					
	0 = Count st	top					
	1 = Count st	tart					
Bit 1	CNT_SEL: Cou	unter select					
	0 = Counter	1 used for measure	ment				
	1 = Counter	2 used for measure	ment				
Bit 0	CNT_SET: Set	counters bit					
	0 = Normal						
	1 = Set both	n counter 1 and cour	nter 2 to FFFFh and	d keep them set			

Register 0Dh-CNT_STAT-Counters Status Register (Read-only)


7	6	5	4	3	2	1	0
Reserved	CNT_RDY			Rese	erved		
Bit 7	Reserved: 1						
Bit 6	CNT_RDY: Co	unt over flag					
	0 = Counting	9					
	1 = Count ov	ver					
Note: CNT_RDY	is cleared by setting	the CLR_CNT 1 b	it of CNT_CTRL reg	gister to"1."			
Bit 5-0	Reserved: 0						


7	6	5	4	3	2	1	0
			IFOS	[7:0]			
Bit 7-0	IFOSC[7:0]: IF	oscillator DAC					
egister 0Fh-	IF_BW-IF Bandy	width Register	(Write-only)		1		
egister OFh- 7	IF_BW-IF Bandy 6	width Register 5	(Write-only) 4	3	2	1	0
zgister OFh- 7	IF_BW-IF Bandy 6	width Register 5	(Write-only) 4 IFBW	3 [7:0]	2	1	0

Register 10h-RADIO_CTRL1-Radio Control 1 Register (Write-only)


7	6	5	4	3	2	1	0
VREF2	VREF	STABI_BP	EN_MEAS	EN_AFC	AGC_SLVL[1:0]		AFC_SPD
Bit 7	VREF2: VREF2 control bit						
	0 = VREF2 is ON						
	1 = VREF2 is OFF						
Bit 6	VREF: VREF control bit						
	0 = VREF is ON						
	1 = VREF is OFF						
Bit 5	STABI_BP: Voltage stabilizer (regulator) control						
	0 = Internal voltage is Vstabi (normal operation)						
	1 = Internal voltage is V _{CC} (stabi bypassed)						
Bit 4	EN_MEAS: Measurement mode						
	0 = Normal mode						
	1 = Measurement mode						
Bit 3	EN_AFC: AFC control						
	0 = AFC OFF						
	1 = AFC ON						
Bit 2-1	AGC_SLVL[1:0]: AGC set level						
	Default = 0						
Bit 0	AFC_SPD: AFC speed control						
	0 = AFC speed 3Hz						
	1 = AFC speed 8kHz (for testing)						

Register 11h-CNT_H-Counter Value High Register (Read-only)





Application Circuit



- Note1: Vale of Extenal Component is just reference. Please set most sutable value under Acutual_ operation.
- Note2: Please take Consideration of most suitable_value, as for antenna application
- Note3: We recomend to put R1,R2,R3,R4 for interface between MPU and IC.
- Note4: Please put Capacitor Between V_{DD} and GND also, put Capacitor Between V_{CC} and GND as shown on application.
- Note5: As for AFC pin (16 pin), usually it is recommended not to connect anything. AFC can be operated more smoothly by putting capacitor between 16 pin and GND.
 - SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
 - SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
 - In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
 - No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
 - Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
 - Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
 - Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of January, 2008. Specifications and information herein are subject to change without notice.